![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
SPI XIP Master FIFO Protection Register. More...
Macros | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR_POS 0 |
SPIXIPMFIFO_DMA0ACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR_POS)) |
SPIXIPMFIFO_DMA0ACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW_POS 1 |
SPIXIPMFIFO_DMA0ACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW_POS)) |
SPIXIPMFIFO_DMA0ACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR_POS 2 |
SPIXIPMFIFO_DMA1ACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR_POS)) |
SPIXIPMFIFO_DMA1ACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW_POS 3 |
SPIXIPMFIFO_DMA1ACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW_POS)) |
SPIXIPMFIFO_DMA1ACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_USBACNR_POS 4 |
SPIXIPMFIFO_USBACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_USBACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_USBACNR_POS)) |
SPIXIPMFIFO_USBACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_USBACNW_POS 5 |
SPIXIPMFIFO_USBACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_USBACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_USBACNW_POS)) |
SPIXIPMFIFO_USBACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR_POS 6 |
SPIXIPMFIFO_SYS0ACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR_POS)) |
SPIXIPMFIFO_SYS0ACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW_POS 7 |
SPIXIPMFIFO_SYS0ACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW_POS)) |
SPIXIPMFIFO_SYS0ACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR_POS 8 |
SPIXIPMFIFO_SYS1ACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR_POS)) |
SPIXIPMFIFO_SYS1ACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW_POS 9 |
SPIXIPMFIFO_SYS1ACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW_POS)) |
SPIXIPMFIFO_SYS1ACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMADACNR_POS 10 |
SPIXIPMFIFO_SDMADACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMADACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDMADACNR_POS)) |
SPIXIPMFIFO_SDMADACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMADACNW_POS 11 |
SPIXIPMFIFO_SDMADACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMADACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDMADACNW_POS)) |
SPIXIPMFIFO_SDMADACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR_POS 12 |
SPIXIPMFIFO_SDMAIACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR_POS)) |
SPIXIPMFIFO_SDMAIACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW_POS 13 |
SPIXIPMFIFO_SDMAIACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW_POS)) |
SPIXIPMFIFO_SDMAIACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR_POS 14 |
SPIXIPMFIFO_CRYPTOACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR_POS)) |
SPIXIPMFIFO_CRYPTOACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW_POS 15 |
SPIXIPMFIFO_CRYPTOACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW_POS)) |
SPIXIPMFIFO_CRYPTOACNW Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDIOACNR_POS 16 |
SPIXIPMFIFO_SDIOACNR Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDIOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDIOACNR_POS)) |
SPIXIPMFIFO_SDIOACNR Mask. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDIOACNW_POS 17 |
SPIXIPMFIFO_SDIOACNW Position. | |
#define | MXC_F_RPU_SPIXIPMFIFO_SDIOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SPIXIPMFIFO_SDIOACNW_POS)) |
SPIXIPMFIFO_SDIOACNW Mask. | |