![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
SPI17Y Peripheral Register Offsets from the SPI17Y Base Peripheral Address. More...
Macros | |
#define | MXC_R_SPI17Y_DATA32 ((uint32_t)0x00000000UL) |
Offset from SPI17Y Base Address: 0x0000 | |
#define | MXC_R_SPI17Y_DATA16 ((uint32_t)0x00000000UL) |
Offset from SPI17Y Base Address: 0x0000 | |
#define | MXC_R_SPI17Y_DATA8 ((uint32_t)0x00000000UL) |
Offset from SPI17Y Base Address: 0x0000 | |
#define | MXC_R_SPI17Y_CTRL0 ((uint32_t)0x00000004UL) |
Offset from SPI17Y Base Address: 0x0004 | |
#define | MXC_R_SPI17Y_CTRL1 ((uint32_t)0x00000008UL) |
Offset from SPI17Y Base Address: 0x0008 | |
#define | MXC_R_SPI17Y_CTRL2 ((uint32_t)0x0000000CUL) |
Offset from SPI17Y Base Address: 0x000C | |
#define | MXC_R_SPI17Y_SS_TIME ((uint32_t)0x00000010UL) |
Offset from SPI17Y Base Address: 0x0010 | |
#define | MXC_R_SPI17Y_CLK_CFG ((uint32_t)0x00000014UL) |
Offset from SPI17Y Base Address: 0x0014 | |
#define | MXC_R_SPI17Y_DMA ((uint32_t)0x0000001CUL) |
Offset from SPI17Y Base Address: 0x001C | |
#define | MXC_R_SPI17Y_INT_FL ((uint32_t)0x00000020UL) |
Offset from SPI17Y Base Address: 0x0020 | |
#define | MXC_R_SPI17Y_INT_EN ((uint32_t)0x00000024UL) |
Offset from SPI17Y Base Address: 0x0024 | |
#define | MXC_R_SPI17Y_WAKE_FL ((uint32_t)0x00000028UL) |
Offset from SPI17Y Base Address: 0x0028 | |
#define | MXC_R_SPI17Y_WAKE_EN ((uint32_t)0x0000002CUL) |
Offset from SPI17Y Base Address: 0x002C | |
#define | MXC_R_SPI17Y_STAT ((uint32_t)0x00000030UL) |
Offset from SPI17Y Base Address: 0x0030 | |