![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
Register for controlling SPI peripheral. More...
Macros | |
#define | MXC_F_SPI17Y_CTRL0_EN_POS 0 |
CTRL0_EN Position. | |
#define | MXC_F_SPI17Y_CTRL0_EN ((uint32_t)(0x1UL << MXC_F_SPI17Y_CTRL0_EN_POS)) |
CTRL0_EN Mask. | |
#define | MXC_F_SPI17Y_CTRL0_MASTER_POS 1 |
CTRL0_MASTER Position. | |
#define | MXC_F_SPI17Y_CTRL0_MASTER ((uint32_t)(0x1UL << MXC_F_SPI17Y_CTRL0_MASTER_POS)) |
CTRL0_MASTER Mask. | |
#define | MXC_F_SPI17Y_CTRL0_SS_IO_POS 4 |
CTRL0_SS_IO Position. | |
#define | MXC_F_SPI17Y_CTRL0_SS_IO ((uint32_t)(0x1UL << MXC_F_SPI17Y_CTRL0_SS_IO_POS)) |
CTRL0_SS_IO Mask. | |
#define | MXC_F_SPI17Y_CTRL0_START_POS 5 |
CTRL0_START Position. | |
#define | MXC_F_SPI17Y_CTRL0_START ((uint32_t)(0x1UL << MXC_F_SPI17Y_CTRL0_START_POS)) |
CTRL0_START Mask. | |
#define | MXC_F_SPI17Y_CTRL0_SS_CTRL_POS 8 |
CTRL0_SS_CTRL Position. | |
#define | MXC_F_SPI17Y_CTRL0_SS_CTRL ((uint32_t)(0x1UL << MXC_F_SPI17Y_CTRL0_SS_CTRL_POS)) |
CTRL0_SS_CTRL Mask. | |
#define | MXC_F_SPI17Y_CTRL0_SS_POS 16 |
CTRL0_SS Position. | |
#define | MXC_F_SPI17Y_CTRL0_SS ((uint32_t)(0xFUL << MXC_F_SPI17Y_CTRL0_SS_POS)) |
CTRL0_SS Mask. | |
#define | MXC_V_SPI17Y_CTRL0_SS_SS0 ((uint32_t)0x1UL) |
CTRL0_SS_SS0 Value. | |
#define | MXC_S_SPI17Y_CTRL0_SS_SS0 (MXC_V_SPI17Y_CTRL0_SS_SS0 << MXC_F_SPI17Y_CTRL0_SS_POS) |
CTRL0_SS_SS0 Setting. | |
#define | MXC_V_SPI17Y_CTRL0_SS_SS1 ((uint32_t)0x2UL) |
CTRL0_SS_SS1 Value. | |
#define | MXC_S_SPI17Y_CTRL0_SS_SS1 (MXC_V_SPI17Y_CTRL0_SS_SS1 << MXC_F_SPI17Y_CTRL0_SS_POS) |
CTRL0_SS_SS1 Setting. | |
#define | MXC_V_SPI17Y_CTRL0_SS_SS2 ((uint32_t)0x4UL) |
CTRL0_SS_SS2 Value. | |
#define | MXC_S_SPI17Y_CTRL0_SS_SS2 (MXC_V_SPI17Y_CTRL0_SS_SS2 << MXC_F_SPI17Y_CTRL0_SS_POS) |
CTRL0_SS_SS2 Setting. | |
#define | MXC_V_SPI17Y_CTRL0_SS_SS3 ((uint32_t)0x8UL) |
CTRL0_SS_SS3 Value. | |
#define | MXC_S_SPI17Y_CTRL0_SS_SS3 (MXC_V_SPI17Y_CTRL0_SS_SS3 << MXC_F_SPI17Y_CTRL0_SS_POS) |
CTRL0_SS_SS3 Setting. | |