![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
FCR Protection Register. More...
Macros | |
#define | MXC_F_RPU_FCR_DMA0ACN_POS 0 |
FCR_DMA0ACN Position. | |
#define | MXC_F_RPU_FCR_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_DMA0ACN_POS)) |
FCR_DMA0ACN Mask. | |
#define | MXC_F_RPU_FCR_DMA1ACN_POS 1 |
FCR_DMA1ACN Position. | |
#define | MXC_F_RPU_FCR_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_DMA1ACN_POS)) |
FCR_DMA1ACN Mask. | |
#define | MXC_F_RPU_FCR_USBACN_POS 2 |
FCR_USBACN Position. | |
#define | MXC_F_RPU_FCR_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_USBACN_POS)) |
FCR_USBACN Mask. | |
#define | MXC_F_RPU_FCR_SYS0ACN_POS 3 |
FCR_SYS0ACN Position. | |
#define | MXC_F_RPU_FCR_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_SYS0ACN_POS)) |
FCR_SYS0ACN Mask. | |
#define | MXC_F_RPU_FCR_SYS1ACN_POS 4 |
FCR_SYS1ACN Position. | |
#define | MXC_F_RPU_FCR_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_SYS1ACN_POS)) |
FCR_SYS1ACN Mask. | |
#define | MXC_F_RPU_FCR_SDMADACN_POS 5 |
FCR_SDMADACN Position. | |
#define | MXC_F_RPU_FCR_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_SDMADACN_POS)) |
FCR_SDMADACN Mask. | |
#define | MXC_F_RPU_FCR_SDMAIACN_POS 6 |
FCR_SDMAIACN Position. | |
#define | MXC_F_RPU_FCR_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_SDMAIACN_POS)) |
FCR_SDMAIACN Mask. | |
#define | MXC_F_RPU_FCR_CRYPTOACN_POS 7 |
FCR_CRYPTOACN Position. | |
#define | MXC_F_RPU_FCR_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_CRYPTOACN_POS)) |
FCR_CRYPTOACN Mask. | |
#define | MXC_F_RPU_FCR_SDIOACN_POS 8 |
FCR_SDIOACN Position. | |
#define | MXC_F_RPU_FCR_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_FCR_SDIOACN_POS)) |
FCR_SDIOACN Mask. | |