![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
Flash Control Register. More...
Macros | |
#define | MXC_F_FLC_CN_WR_POS 0 |
CN_WR Position. | |
#define | MXC_F_FLC_CN_WR ((uint32_t)(0x1UL << MXC_F_FLC_CN_WR_POS)) |
CN_WR Mask. | |
#define | MXC_F_FLC_CN_ME_POS 1 |
CN_ME Position. | |
#define | MXC_F_FLC_CN_ME ((uint32_t)(0x1UL << MXC_F_FLC_CN_ME_POS)) |
CN_ME Mask. | |
#define | MXC_F_FLC_CN_PGE_POS 2 |
CN_PGE Position. | |
#define | MXC_F_FLC_CN_PGE ((uint32_t)(0x1UL << MXC_F_FLC_CN_PGE_POS)) |
CN_PGE Mask. | |
#define | MXC_F_FLC_CN_WDTH_POS 4 |
CN_WDTH Position. | |
#define | MXC_F_FLC_CN_WDTH ((uint32_t)(0x1UL << MXC_F_FLC_CN_WDTH_POS)) |
CN_WDTH Mask. | |
#define | MXC_F_FLC_CN_ERASE_CODE_POS 8 |
CN_ERASE_CODE Position. | |
#define | MXC_F_FLC_CN_ERASE_CODE ((uint32_t)(0xFFUL << MXC_F_FLC_CN_ERASE_CODE_POS)) |
CN_ERASE_CODE Mask. | |
#define | MXC_V_FLC_CN_ERASE_CODE_NOP ((uint32_t)0x0UL) |
CN_ERASE_CODE_NOP Value. | |
#define | MXC_S_FLC_CN_ERASE_CODE_NOP (MXC_V_FLC_CN_ERASE_CODE_NOP << MXC_F_FLC_CN_ERASE_CODE_POS) |
CN_ERASE_CODE_NOP Setting. | |
#define | MXC_V_FLC_CN_ERASE_CODE_ERASEPAGE ((uint32_t)0x55UL) |
CN_ERASE_CODE_ERASEPAGE Value. | |
#define | MXC_S_FLC_CN_ERASE_CODE_ERASEPAGE (MXC_V_FLC_CN_ERASE_CODE_ERASEPAGE << MXC_F_FLC_CN_ERASE_CODE_POS) |
CN_ERASE_CODE_ERASEPAGE Setting. | |
#define | MXC_V_FLC_CN_ERASE_CODE_ERASEALL ((uint32_t)0xAAUL) |
CN_ERASE_CODE_ERASEALL Value. | |
#define | MXC_S_FLC_CN_ERASE_CODE_ERASEALL (MXC_V_FLC_CN_ERASE_CODE_ERASEALL << MXC_F_FLC_CN_ERASE_CODE_POS) |
CN_ERASE_CODE_ERASEALL Setting. | |
#define | MXC_F_FLC_CN_PEND_POS 24 |
CN_PEND Position. | |
#define | MXC_F_FLC_CN_PEND ((uint32_t)(0x1UL << MXC_F_FLC_CN_PEND_POS)) |
CN_PEND Mask. | |
#define | MXC_F_FLC_CN_LVE_POS 25 |
CN_LVE Position. | |
#define | MXC_F_FLC_CN_LVE ((uint32_t)(0x1UL << MXC_F_FLC_CN_LVE_POS)) |
CN_LVE Mask. | |
#define | MXC_F_FLC_CN_BRST_POS 27 |
CN_BRST Position. | |
#define | MXC_F_FLC_CN_BRST ((uint32_t)(0x1UL << MXC_F_FLC_CN_BRST_POS)) |
CN_BRST Mask. | |
#define | MXC_F_FLC_CN_UNLOCK_POS 28 |
CN_UNLOCK Position. | |
#define | MXC_F_FLC_CN_UNLOCK ((uint32_t)(0xFUL << MXC_F_FLC_CN_UNLOCK_POS)) |
CN_UNLOCK Mask. | |
#define | MXC_V_FLC_CN_UNLOCK_UNLOCKED ((uint32_t)0x2UL) |
CN_UNLOCK_UNLOCKED Value. | |
#define | MXC_S_FLC_CN_UNLOCK_UNLOCKED (MXC_V_FLC_CN_UNLOCK_UNLOCKED << MXC_F_FLC_CN_UNLOCK_POS) |
CN_UNLOCK_UNLOCKED Setting. | |
#define | MXC_V_FLC_CN_UNLOCK_LOCKED ((uint32_t)0x3UL) |
CN_UNLOCK_LOCKED Value. | |
#define | MXC_S_FLC_CN_UNLOCK_LOCKED (MXC_V_FLC_CN_UNLOCK_LOCKED << MXC_F_FLC_CN_UNLOCK_POS) |
CN_UNLOCK_LOCKED Setting. | |