![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
SRAM6 Protection Register. More...
Macros | |
#define | MXC_F_RPU_SRAM6_DMA0ACNR_POS 0 |
SRAM6_DMA0ACNR Position. | |
#define | MXC_F_RPU_SRAM6_DMA0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_DMA0ACNR_POS)) |
SRAM6_DMA0ACNR Mask. | |
#define | MXC_F_RPU_SRAM6_DMA0ACNW_POS 1 |
SRAM6_DMA0ACNW Position. | |
#define | MXC_F_RPU_SRAM6_DMA0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_DMA0ACNW_POS)) |
SRAM6_DMA0ACNW Mask. | |
#define | MXC_F_RPU_SRAM6_DMA1ACNR_POS 2 |
SRAM6_DMA1ACNR Position. | |
#define | MXC_F_RPU_SRAM6_DMA1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_DMA1ACNR_POS)) |
SRAM6_DMA1ACNR Mask. | |
#define | MXC_F_RPU_SRAM6_DMA1ACNW_POS 3 |
SRAM6_DMA1ACNW Position. | |
#define | MXC_F_RPU_SRAM6_DMA1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_DMA1ACNW_POS)) |
SRAM6_DMA1ACNW Mask. | |
#define | MXC_F_RPU_SRAM6_USBACNR_POS 4 |
SRAM6_USBACNR Position. | |
#define | MXC_F_RPU_SRAM6_USBACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_USBACNR_POS)) |
SRAM6_USBACNR Mask. | |
#define | MXC_F_RPU_SRAM6_USBACNW_POS 5 |
SRAM6_USBACNW Position. | |
#define | MXC_F_RPU_SRAM6_USBACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_USBACNW_POS)) |
SRAM6_USBACNW Mask. | |
#define | MXC_F_RPU_SRAM6_SYS0ACNR_POS 6 |
SRAM6_SYS0ACNR Position. | |
#define | MXC_F_RPU_SRAM6_SYS0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SYS0ACNR_POS)) |
SRAM6_SYS0ACNR Mask. | |
#define | MXC_F_RPU_SRAM6_SYS0ACNW_POS 7 |
SRAM6_SYS0ACNW Position. | |
#define | MXC_F_RPU_SRAM6_SYS0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SYS0ACNW_POS)) |
SRAM6_SYS0ACNW Mask. | |
#define | MXC_F_RPU_SRAM6_SYS1ACNR_POS 8 |
SRAM6_SYS1ACNR Position. | |
#define | MXC_F_RPU_SRAM6_SYS1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SYS1ACNR_POS)) |
SRAM6_SYS1ACNR Mask. | |
#define | MXC_F_RPU_SRAM6_SYS1ACNW_POS 9 |
SRAM6_SYS1ACNW Position. | |
#define | MXC_F_RPU_SRAM6_SYS1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SYS1ACNW_POS)) |
SRAM6_SYS1ACNW Mask. | |
#define | MXC_F_RPU_SRAM6_SDMADACNR_POS 10 |
SRAM6_SDMADACNR Position. | |
#define | MXC_F_RPU_SRAM6_SDMADACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDMADACNR_POS)) |
SRAM6_SDMADACNR Mask. | |
#define | MXC_F_RPU_SRAM6_SDMADACNW_POS 11 |
SRAM6_SDMADACNW Position. | |
#define | MXC_F_RPU_SRAM6_SDMADACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDMADACNW_POS)) |
SRAM6_SDMADACNW Mask. | |
#define | MXC_F_RPU_SRAM6_SDMAIACNR_POS 12 |
SRAM6_SDMAIACNR Position. | |
#define | MXC_F_RPU_SRAM6_SDMAIACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDMAIACNR_POS)) |
SRAM6_SDMAIACNR Mask. | |
#define | MXC_F_RPU_SRAM6_SDMAIACNW_POS 13 |
SRAM6_SDMAIACNW Position. | |
#define | MXC_F_RPU_SRAM6_SDMAIACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDMAIACNW_POS)) |
SRAM6_SDMAIACNW Mask. | |
#define | MXC_F_RPU_SRAM6_CRYPTOACNR_POS 14 |
SRAM6_CRYPTOACNR Position. | |
#define | MXC_F_RPU_SRAM6_CRYPTOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_CRYPTOACNR_POS)) |
SRAM6_CRYPTOACNR Mask. | |
#define | MXC_F_RPU_SRAM6_CRYPTOACNW_POS 15 |
SRAM6_CRYPTOACNW Position. | |
#define | MXC_F_RPU_SRAM6_CRYPTOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_CRYPTOACNW_POS)) |
SRAM6_CRYPTOACNW Mask. | |
#define | MXC_F_RPU_SRAM6_SDIOACNR_POS 16 |
SRAM6_SDIOACNR Position. | |
#define | MXC_F_RPU_SRAM6_SDIOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDIOACNR_POS)) |
SRAM6_SDIOACNR Mask. | |
#define | MXC_F_RPU_SRAM6_SDIOACNW_POS 17 |
SRAM6_SDIOACNW Position. | |
#define | MXC_F_RPU_SRAM6_SDIOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SRAM6_SDIOACNW_POS)) |
SRAM6_SDIOACNW Mask. | |