![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
Pulse Train Protection Register. More...
Macros | |
#define | MXC_F_RPU_PT_DMA0ACN_POS 0 |
PT_DMA0ACN Position. | |
#define | MXC_F_RPU_PT_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_DMA0ACN_POS)) |
PT_DMA0ACN Mask. | |
#define | MXC_F_RPU_PT_DMA1ACN_POS 1 |
PT_DMA1ACN Position. | |
#define | MXC_F_RPU_PT_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_DMA1ACN_POS)) |
PT_DMA1ACN Mask. | |
#define | MXC_F_RPU_PT_USBACN_POS 2 |
PT_USBACN Position. | |
#define | MXC_F_RPU_PT_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_USBACN_POS)) |
PT_USBACN Mask. | |
#define | MXC_F_RPU_PT_SYS0ACN_POS 3 |
PT_SYS0ACN Position. | |
#define | MXC_F_RPU_PT_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_SYS0ACN_POS)) |
PT_SYS0ACN Mask. | |
#define | MXC_F_RPU_PT_SYS1ACN_POS 4 |
PT_SYS1ACN Position. | |
#define | MXC_F_RPU_PT_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_SYS1ACN_POS)) |
PT_SYS1ACN Mask. | |
#define | MXC_F_RPU_PT_SDMADACN_POS 5 |
PT_SDMADACN Position. | |
#define | MXC_F_RPU_PT_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_SDMADACN_POS)) |
PT_SDMADACN Mask. | |
#define | MXC_F_RPU_PT_SDMAIACN_POS 6 |
PT_SDMAIACN Position. | |
#define | MXC_F_RPU_PT_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_SDMAIACN_POS)) |
PT_SDMAIACN Mask. | |
#define | MXC_F_RPU_PT_CRYPTOACN_POS 7 |
PT_CRYPTOACN Position. | |
#define | MXC_F_RPU_PT_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_CRYPTOACN_POS)) |
PT_CRYPTOACN Mask. | |
#define | MXC_F_RPU_PT_SDIOACN_POS 8 |
PT_SDIOACN Position. | |
#define | MXC_F_RPU_PT_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_PT_SDIOACN_POS)) |
PT_SDIOACN Mask. | |