![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
DVS Protection Register. More...
Macros | |
#define | MXC_F_RPU_DVS_DMA0ACN_POS 0 |
DVS_DMA0ACN Position. | |
#define | MXC_F_RPU_DVS_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_DMA0ACN_POS)) |
DVS_DMA0ACN Mask. | |
#define | MXC_F_RPU_DVS_DMA1ACN_POS 1 |
DVS_DMA1ACN Position. | |
#define | MXC_F_RPU_DVS_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_DMA1ACN_POS)) |
DVS_DMA1ACN Mask. | |
#define | MXC_F_RPU_DVS_USBACN_POS 2 |
DVS_USBACN Position. | |
#define | MXC_F_RPU_DVS_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_USBACN_POS)) |
DVS_USBACN Mask. | |
#define | MXC_F_RPU_DVS_SYS0ACN_POS 3 |
DVS_SYS0ACN Position. | |
#define | MXC_F_RPU_DVS_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_SYS0ACN_POS)) |
DVS_SYS0ACN Mask. | |
#define | MXC_F_RPU_DVS_SYS1ACN_POS 4 |
DVS_SYS1ACN Position. | |
#define | MXC_F_RPU_DVS_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_SYS1ACN_POS)) |
DVS_SYS1ACN Mask. | |
#define | MXC_F_RPU_DVS_SDMADACN_POS 5 |
DVS_SDMADACN Position. | |
#define | MXC_F_RPU_DVS_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_SDMADACN_POS)) |
DVS_SDMADACN Mask. | |
#define | MXC_F_RPU_DVS_SDMAIACN_POS 6 |
DVS_SDMAIACN Position. | |
#define | MXC_F_RPU_DVS_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_SDMAIACN_POS)) |
DVS_SDMAIACN Mask. | |
#define | MXC_F_RPU_DVS_CRYPTOACN_POS 7 |
DVS_CRYPTOACN Position. | |
#define | MXC_F_RPU_DVS_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_CRYPTOACN_POS)) |
DVS_CRYPTOACN Mask. | |
#define | MXC_F_RPU_DVS_SDIOACN_POS 8 |
DVS_SDIOACN Position. | |
#define | MXC_F_RPU_DVS_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_DVS_SDIOACN_POS)) |
DVS_SDIOACN Mask. | |