![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
Registers, Bit Masks and Bit Positions for the RPU Peripheral Module. More...
Modules | |
| Register Offsets | |
| RPU Peripheral Register Offsets from the RPU Base Peripheral Address. | |
| RPU_GCR | |
| GCR Protection Register. | |
| RPU_SIR | |
| SIR Protection Register. | |
| RPU_FCR | |
| FCR Protection Register. | |
| RPU_CRYPTO | |
| Crypto Protection Register. | |
| RPU_WDT0 | |
| Watchdog 0 Protection Register. | |
| RPU_WDT1 | |
| Watchdog 1 Protection Register. | |
| RPU_WDT2 | |
| Watchdog 2 Protection Register. | |
| RPU_SMON | |
| SMON Protection Register. | |
| RPU_SIMO | |
| SIMO Protection Register. | |
| RPU_DVS | |
| DVS Protection Register. | |
| RPU_BBSIR | |
| BBSIR Protection Register. | |
| RPU_RTC | |
| RTC Protection Register. | |
| RPU_WUT | |
| Wakeup Timer Protection Register. | |
| RPU_PWRSEQ | |
| Power Sequencer Protection Register. | |
| RPU_BBCR | |
| BBCR Protection Register. | |
| RPU_GPIO0 | |
| GPIO0 Protection Register. | |
| RPU_GPIO1 | |
| GPIO1 Protection Register. | |
| RPU_TMR0 | |
| TMR0 Protection Register. | |
| RPU_TMR1 | |
| TMR1 Protection Register. | |
| RPU_TMR2 | |
| TMR2 Protection Register. | |
| RPU_TMR3 | |
| TMR3 Protection Register. | |
| RPU_TMR4 | |
| TMR4 Protection Register. | |
| RPU_TMR5 | |
| TMR5 Protection Register. | |
| RPU_HTIMER0 | |
| HTimer0 Protection Register. | |
| RPU_HTIMER1 | |
| HTimer1 Protection Register. | |
| RPU_I2C0 | |
| I2C0 Protection Register. | |
| RPU_I2C1 | |
| I2C1 Protection Register. | |
| RPU_I2C2 | |
| I2C2 Protection Register. | |
| RPU_SPIXIPM | |
| SPI-XIP Master Protection Register. | |
| RPU_SPIXIPMC | |
| SPI-XIP Master Controller Protection Register. | |
| RPU_DMA0 | |
| DMA0 Protection Register. | |
| RPU_FLC0 | |
| Flash 0 Protection Register. | |
| RPU_FLC1 | |
| Flash 1 Protection Register. | |
| RPU_ICACHE0 | |
| Instruction Cache 0 Protection Register. | |
| RPU_ICACHE1 | |
| Instruction Cache 1 Protection Register. | |
| RPU_ICACHEXIP | |
| Instruction Cache XIP Protection Register. | |
| RPU_DCACHE | |
| Data Cache Controller Protection Register. | |
| RPU_ADC | |
| ADC Protection Register. | |
| RPU_DMA1 | |
| DMA1 Protection Register. | |
| RPU_SDMA | |
| SDMA Protection Register. | |
| RPU_SDHCCTRL | |
| SDHC Controller Protection Register. | |
| RPU_SPID | |
| SPI Data Controller Protection Register. | |
| RPU_PT | |
| Pulse Train Protection Register. | |
| RPU_OWM | |
| One Wire Master Protection Register. | |
| RPU_SEMA | |
| Semaphores Protection Register. | |
| RPU_UART0 | |
| UART0 Protection Register. | |
| RPU_UART1 | |
| UART1 Protection Register. | |
| RPU_UART2 | |
| UART2 Protection Register. | |
| RPU_QSPI1 | |
| QSPI1 Protection Register. | |
| RPU_QSPI2 | |
| QSPI2 Protection Register. | |
| RPU_AUDIO | |
| Audio Subsystem Protection Register. | |
| RPU_TRNG | |
| TRNG Protection Register. | |
| RPU_BTLE | |
| BTLE Registers Protection Register. | |
| RPU_USBHS | |
| USBHS Protection Register. | |
| RPU_SDIO | |
| SDIO Protection Register. | |
| RPU_SPIXIPMFIFO | |
| SPI XIP Master FIFO Protection Register. | |
| RPU_QSPI0 | |
| QSPI0 Protection Register. | |
| RPU_SRAM0 | |
| SRAM0 Protection Register. | |
| RPU_SRAM1 | |
| SRAM1 Protection Register. | |
| RPU_SRAM2 | |
| SRAM2 Protection Register. | |
| RPU_SRAM3 | |
| SRAM3 Protection Register. | |
| RPU_SRAM4 | |
| SRAM4 Protection Register. | |
| RPU_SRAM5 | |
| SRAM5 Protection Register. | |
| RPU_SRAM6 | |
| SRAM6 Protection Register. | |
Data Structures | |
| struct | mxc_rpu_regs_t |
| Structure type to access the RPU Registers. More... | |
Resource Protection Unit