![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
SIR Protection Register. More...
Macros | |
| #define | MXC_F_RPU_SIR_DMA0ACN_POS 0 |
| SIR_DMA0ACN Position. | |
| #define | MXC_F_RPU_SIR_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_DMA0ACN_POS)) |
| SIR_DMA0ACN Mask. | |
| #define | MXC_F_RPU_SIR_DMA1ACN_POS 1 |
| SIR_DMA1ACN Position. | |
| #define | MXC_F_RPU_SIR_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_DMA1ACN_POS)) |
| SIR_DMA1ACN Mask. | |
| #define | MXC_F_RPU_SIR_USBACN_POS 2 |
| SIR_USBACN Position. | |
| #define | MXC_F_RPU_SIR_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_USBACN_POS)) |
| SIR_USBACN Mask. | |
| #define | MXC_F_RPU_SIR_SYS0ACN_POS 3 |
| SIR_SYS0ACN Position. | |
| #define | MXC_F_RPU_SIR_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_SYS0ACN_POS)) |
| SIR_SYS0ACN Mask. | |
| #define | MXC_F_RPU_SIR_SYS1ACN_POS 4 |
| SIR_SYS1ACN Position. | |
| #define | MXC_F_RPU_SIR_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_SYS1ACN_POS)) |
| SIR_SYS1ACN Mask. | |
| #define | MXC_F_RPU_SIR_SDMADACN_POS 5 |
| SIR_SDMADACN Position. | |
| #define | MXC_F_RPU_SIR_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_SDMADACN_POS)) |
| SIR_SDMADACN Mask. | |
| #define | MXC_F_RPU_SIR_SDMAIACN_POS 6 |
| SIR_SDMAIACN Position. | |
| #define | MXC_F_RPU_SIR_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_SDMAIACN_POS)) |
| SIR_SDMAIACN Mask. | |
| #define | MXC_F_RPU_SIR_CRYPTOACN_POS 7 |
| SIR_CRYPTOACN Position. | |
| #define | MXC_F_RPU_SIR_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_CRYPTOACN_POS)) |
| SIR_CRYPTOACN Mask. | |
| #define | MXC_F_RPU_SIR_SDIOACN_POS 8 |
| SIR_SDIOACN Position. | |
| #define | MXC_F_RPU_SIR_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_SIR_SDIOACN_POS)) |
| SIR_SDIOACN Mask. | |