![]() |
MAX32665 SDK Documentation
0.2
Software Development Kit Overview and API Documentation
|
Transmit Control Register 0. More...
Macros | |
#define | MXC_F_I2C_TX_CTRL0_TX_PRELOAD_POS 0 |
TX_CTRL0_TX_PRELOAD Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_PRELOAD ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_PRELOAD_POS)) |
TX_CTRL0_TX_PRELOAD Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_READY_MODE_POS 1 |
TX_CTRL0_TX_READY_MODE Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_READY_MODE ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_READY_MODE_POS)) |
TX_CTRL0_TX_READY_MODE Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMGC_AFD_POS 2 |
TX_CTRL0_TX_AMGC_AFD Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMGC_AFD ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_AMGC_AFD_POS)) |
TX_CTRL0_TX_AMGC_AFD Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMW_AFD_POS 3 |
TX_CTRL0_TX_AMW_AFD Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMW_AFD ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_AMW_AFD_POS)) |
TX_CTRL0_TX_AMW_AFD Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMR_AFD_POS 4 |
TX_CTRL0_TX_AMR_AFD Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_AMR_AFD ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_AMR_AFD_POS)) |
TX_CTRL0_TX_AMR_AFD Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_NACK_AFD_POS 5 |
TX_CTRL0_TX_NACK_AFD Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_NACK_AFD ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_NACK_AFD_POS)) |
TX_CTRL0_TX_NACK_AFD Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_FLUSH_POS 7 |
TX_CTRL0_TX_FLUSH Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_FLUSH ((uint32_t)(0x1UL << MXC_F_I2C_TX_CTRL0_TX_FLUSH_POS)) |
TX_CTRL0_TX_FLUSH Mask. | |
#define | MXC_F_I2C_TX_CTRL0_TX_THRESH_POS 8 |
TX_CTRL0_TX_THRESH Position. | |
#define | MXC_F_I2C_TX_CTRL0_TX_THRESH ((uint32_t)(0xFUL << MXC_F_I2C_TX_CTRL0_TX_THRESH_POS)) |
TX_CTRL0_TX_THRESH Mask. | |