MAX32665 SDK Documentation  0.2
Software Development Kit Overview and API Documentation
dma_regs.h
1 
6 /* ****************************************************************************
7  * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
8  *
9  * Permission is hereby granted, free of charge, to any person obtaining a
10  * copy of this software and associated documentation files (the "Software"),
11  * to deal in the Software without restriction, including without limitation
12  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
13  * and/or sell copies of the Software, and to permit persons to whom the
14  * Software is furnished to do so, subject to the following conditions:
15  *
16  * The above copyright notice and this permission notice shall be included
17  * in all copies or substantial portions of the Software.
18  *
19  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
22  * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
23  * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
24  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
25  * OTHER DEALINGS IN THE SOFTWARE.
26  *
27  * Except as contained in this notice, the name of Maxim Integrated
28  * Products, Inc. shall not be used except as stated in the Maxim Integrated
29  * Products, Inc. Branding Policy.
30  *
31  * The mere transfer of this software does not imply any licenses
32  * of trade secrets, proprietary technology, copyrights, patents,
33  * trademarks, maskwork rights, or any other form of intellectual
34  * property whatsoever. Maxim Integrated Products, Inc. retains all
35  * ownership rights.
36  *
37  *
38  *************************************************************************** */
39 
40 #ifndef _DMA_REGS_H_
41 #define _DMA_REGS_H_
42 
43 /* **** Includes **** */
44 #include <stdint.h>
45 
46 #ifdef __cplusplus
47 extern "C" {
48 #endif
49 
50 #if defined (__ICCARM__)
51  #pragma system_include
52 #endif
53 
54 #if defined (__CC_ARM)
55  #pragma anon_unions
56 #endif
57 /*
59  If types are not defined elsewhere (CMSIS) define them here
60 */
61 #ifndef __IO
62 #define __IO volatile
63 #endif
64 #ifndef __I
65 #define __I volatile const
66 #endif
67 #ifndef __O
68 #define __O volatile
69 #endif
70 #ifndef __R
71 #define __R volatile const
72 #endif
73 
75 /* **** Definitions **** */
76 
88 typedef struct {
89  __IO uint32_t cfg;
90  __IO uint32_t st;
91  __IO uint32_t src;
92  __IO uint32_t dst;
93  __IO uint32_t cnt;
94  __IO uint32_t src_rld;
95  __IO uint32_t dst_rld;
96  __IO uint32_t cnt_rld;
98 
99 typedef struct {
100  __IO uint32_t cn;
101  __I uint32_t intr;
102  __R uint32_t rsv_0x8_0xff[62];
103  __IO mxc_dma_ch_regs_t ch[8];
105 
106 /* Register offsets for module DMA */
113  #define MXC_R_DMA_CFG ((uint32_t)0x00000100UL)
114  #define MXC_R_DMA_ST ((uint32_t)0x00000104UL)
115  #define MXC_R_DMA_SRC ((uint32_t)0x00000108UL)
116  #define MXC_R_DMA_DST ((uint32_t)0x0000010CUL)
117  #define MXC_R_DMA_CNT ((uint32_t)0x00000110UL)
118  #define MXC_R_DMA_SRC_RLD ((uint32_t)0x00000114UL)
119  #define MXC_R_DMA_DST_RLD ((uint32_t)0x00000118UL)
120  #define MXC_R_DMA_CNT_RLD ((uint32_t)0x0000011CUL)
121  #define MXC_R_DMA_CN ((uint32_t)0x00000000UL)
122  #define MXC_R_DMA_INTR ((uint32_t)0x00000004UL)
123  #define MXC_R_DMA_CH ((uint32_t)0x00000100UL)
132  #define MXC_F_DMA_CN_CH0_IEN_POS 0
133  #define MXC_F_DMA_CN_CH0_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH0_IEN_POS))
135  #define MXC_F_DMA_CN_CH1_IEN_POS 1
136  #define MXC_F_DMA_CN_CH1_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH1_IEN_POS))
138  #define MXC_F_DMA_CN_CH2_IEN_POS 2
139  #define MXC_F_DMA_CN_CH2_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH2_IEN_POS))
141  #define MXC_F_DMA_CN_CH3_IEN_POS 3
142  #define MXC_F_DMA_CN_CH3_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH3_IEN_POS))
144  #define MXC_F_DMA_CN_CH4_IEN_POS 4
145  #define MXC_F_DMA_CN_CH4_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH4_IEN_POS))
147  #define MXC_F_DMA_CN_CH5_IEN_POS 5
148  #define MXC_F_DMA_CN_CH5_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH5_IEN_POS))
150  #define MXC_F_DMA_CN_CH6_IEN_POS 6
151  #define MXC_F_DMA_CN_CH6_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH6_IEN_POS))
153  #define MXC_F_DMA_CN_CH7_IEN_POS 7
154  #define MXC_F_DMA_CN_CH7_IEN ((uint32_t)(0x1UL << MXC_F_DMA_CN_CH7_IEN_POS))
164  #define MXC_F_DMA_INTR_CH0_IPEND_POS 0
165  #define MXC_F_DMA_INTR_CH0_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH0_IPEND_POS))
167  #define MXC_F_DMA_INTR_CH1_IPEND_POS 1
168  #define MXC_F_DMA_INTR_CH1_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH1_IPEND_POS))
170  #define MXC_F_DMA_INTR_CH2_IPEND_POS 2
171  #define MXC_F_DMA_INTR_CH2_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH2_IPEND_POS))
173  #define MXC_F_DMA_INTR_CH3_IPEND_POS 3
174  #define MXC_F_DMA_INTR_CH3_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH3_IPEND_POS))
176  #define MXC_F_DMA_INTR_CH4_IPEND_POS 4
177  #define MXC_F_DMA_INTR_CH4_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH4_IPEND_POS))
179  #define MXC_F_DMA_INTR_CH5_IPEND_POS 5
180  #define MXC_F_DMA_INTR_CH5_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH5_IPEND_POS))
182  #define MXC_F_DMA_INTR_CH6_IPEND_POS 6
183  #define MXC_F_DMA_INTR_CH6_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH6_IPEND_POS))
185  #define MXC_F_DMA_INTR_CH7_IPEND_POS 7
186  #define MXC_F_DMA_INTR_CH7_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_INTR_CH7_IPEND_POS))
196  #define MXC_F_DMA_CFG_CHEN_POS 0
197  #define MXC_F_DMA_CFG_CHEN ((uint32_t)(0x1UL << MXC_F_DMA_CFG_CHEN_POS))
199  #define MXC_F_DMA_CFG_RLDEN_POS 1
200  #define MXC_F_DMA_CFG_RLDEN ((uint32_t)(0x1UL << MXC_F_DMA_CFG_RLDEN_POS))
202  #define MXC_F_DMA_CFG_PRI_POS 2
203  #define MXC_F_DMA_CFG_PRI ((uint32_t)(0x3UL << MXC_F_DMA_CFG_PRI_POS))
204  #define MXC_V_DMA_CFG_PRI_HIGH ((uint32_t)0x0UL)
205  #define MXC_S_DMA_CFG_PRI_HIGH (MXC_V_DMA_CFG_PRI_HIGH << MXC_F_DMA_CFG_PRI_POS)
206  #define MXC_V_DMA_CFG_PRI_MEDHIGH ((uint32_t)0x1UL)
207  #define MXC_S_DMA_CFG_PRI_MEDHIGH (MXC_V_DMA_CFG_PRI_MEDHIGH << MXC_F_DMA_CFG_PRI_POS)
208  #define MXC_V_DMA_CFG_PRI_MEDLOW ((uint32_t)0x2UL)
209  #define MXC_S_DMA_CFG_PRI_MEDLOW (MXC_V_DMA_CFG_PRI_MEDLOW << MXC_F_DMA_CFG_PRI_POS)
210  #define MXC_V_DMA_CFG_PRI_LOW ((uint32_t)0x3UL)
211  #define MXC_S_DMA_CFG_PRI_LOW (MXC_V_DMA_CFG_PRI_LOW << MXC_F_DMA_CFG_PRI_POS)
213  #define MXC_F_DMA_CFG_REQSEL_POS 4
214  #define MXC_F_DMA_CFG_REQSEL ((uint32_t)(0x3FUL << MXC_F_DMA_CFG_REQSEL_POS))
215  #define MXC_V_DMA_CFG_REQSEL_MEMTOMEM ((uint32_t)0x0UL)
216  #define MXC_S_DMA_CFG_REQSEL_MEMTOMEM (MXC_V_DMA_CFG_REQSEL_MEMTOMEM << MXC_F_DMA_CFG_REQSEL_POS)
217  #define MXC_V_DMA_CFG_REQSEL_SPI1RX ((uint32_t)0x1UL)
218  #define MXC_S_DMA_CFG_REQSEL_SPI1RX (MXC_V_DMA_CFG_REQSEL_SPI1RX << MXC_F_DMA_CFG_REQSEL_POS)
219  #define MXC_V_DMA_CFG_REQSEL_SPI2RX ((uint32_t)0x2UL)
220  #define MXC_S_DMA_CFG_REQSEL_SPI2RX (MXC_V_DMA_CFG_REQSEL_SPI2RX << MXC_F_DMA_CFG_REQSEL_POS)
221  #define MXC_V_DMA_CFG_REQSEL_UART0RX ((uint32_t)0x4UL)
222  #define MXC_S_DMA_CFG_REQSEL_UART0RX (MXC_V_DMA_CFG_REQSEL_UART0RX << MXC_F_DMA_CFG_REQSEL_POS)
223  #define MXC_V_DMA_CFG_REQSEL_UART1RX ((uint32_t)0x5UL)
224  #define MXC_S_DMA_CFG_REQSEL_UART1RX (MXC_V_DMA_CFG_REQSEL_UART1RX << MXC_F_DMA_CFG_REQSEL_POS)
225  #define MXC_V_DMA_CFG_REQSEL_I2C0RX ((uint32_t)0x7UL)
226  #define MXC_S_DMA_CFG_REQSEL_I2C0RX (MXC_V_DMA_CFG_REQSEL_I2C0RX << MXC_F_DMA_CFG_REQSEL_POS)
227  #define MXC_V_DMA_CFG_REQSEL_I2C1RX ((uint32_t)0x8UL)
228  #define MXC_S_DMA_CFG_REQSEL_I2C1RX (MXC_V_DMA_CFG_REQSEL_I2C1RX << MXC_F_DMA_CFG_REQSEL_POS)
229  #define MXC_V_DMA_CFG_REQSEL_ADC ((uint32_t)0x9UL)
230  #define MXC_S_DMA_CFG_REQSEL_ADC (MXC_V_DMA_CFG_REQSEL_ADC << MXC_F_DMA_CFG_REQSEL_POS)
231  #define MXC_V_DMA_CFG_REQSEL_I2C2RX ((uint32_t)0xAUL)
232  #define MXC_S_DMA_CFG_REQSEL_I2C2RX (MXC_V_DMA_CFG_REQSEL_I2C2RX << MXC_F_DMA_CFG_REQSEL_POS)
233  #define MXC_V_DMA_CFG_REQSEL_UART2RX ((uint32_t)0xEUL)
234  #define MXC_S_DMA_CFG_REQSEL_UART2RX (MXC_V_DMA_CFG_REQSEL_UART2RX << MXC_F_DMA_CFG_REQSEL_POS)
235  #define MXC_V_DMA_CFG_REQSEL_SPI0RX ((uint32_t)0xFUL)
236  #define MXC_S_DMA_CFG_REQSEL_SPI0RX (MXC_V_DMA_CFG_REQSEL_SPI0RX << MXC_F_DMA_CFG_REQSEL_POS)
237  #define MXC_V_DMA_CFG_REQSEL_USBRXEP1 ((uint32_t)0x11UL)
238  #define MXC_S_DMA_CFG_REQSEL_USBRXEP1 (MXC_V_DMA_CFG_REQSEL_USBRXEP1 << MXC_F_DMA_CFG_REQSEL_POS)
239  #define MXC_V_DMA_CFG_REQSEL_USBRXEP2 ((uint32_t)0x12UL)
240  #define MXC_S_DMA_CFG_REQSEL_USBRXEP2 (MXC_V_DMA_CFG_REQSEL_USBRXEP2 << MXC_F_DMA_CFG_REQSEL_POS)
241  #define MXC_V_DMA_CFG_REQSEL_USBRXEP3 ((uint32_t)0x13UL)
242  #define MXC_S_DMA_CFG_REQSEL_USBRXEP3 (MXC_V_DMA_CFG_REQSEL_USBRXEP3 << MXC_F_DMA_CFG_REQSEL_POS)
243  #define MXC_V_DMA_CFG_REQSEL_USBRXEP4 ((uint32_t)0x14UL)
244  #define MXC_S_DMA_CFG_REQSEL_USBRXEP4 (MXC_V_DMA_CFG_REQSEL_USBRXEP4 << MXC_F_DMA_CFG_REQSEL_POS)
245  #define MXC_V_DMA_CFG_REQSEL_USBRXEP5 ((uint32_t)0x15UL)
246  #define MXC_S_DMA_CFG_REQSEL_USBRXEP5 (MXC_V_DMA_CFG_REQSEL_USBRXEP5 << MXC_F_DMA_CFG_REQSEL_POS)
247  #define MXC_V_DMA_CFG_REQSEL_USBRXEP6 ((uint32_t)0x16UL)
248  #define MXC_S_DMA_CFG_REQSEL_USBRXEP6 (MXC_V_DMA_CFG_REQSEL_USBRXEP6 << MXC_F_DMA_CFG_REQSEL_POS)
249  #define MXC_V_DMA_CFG_REQSEL_USBRXEP7 ((uint32_t)0x17UL)
250  #define MXC_S_DMA_CFG_REQSEL_USBRXEP7 (MXC_V_DMA_CFG_REQSEL_USBRXEP7 << MXC_F_DMA_CFG_REQSEL_POS)
251  #define MXC_V_DMA_CFG_REQSEL_USBRXEP8 ((uint32_t)0x18UL)
252  #define MXC_S_DMA_CFG_REQSEL_USBRXEP8 (MXC_V_DMA_CFG_REQSEL_USBRXEP8 << MXC_F_DMA_CFG_REQSEL_POS)
253  #define MXC_V_DMA_CFG_REQSEL_USBRXEP9 ((uint32_t)0x19UL)
254  #define MXC_S_DMA_CFG_REQSEL_USBRXEP9 (MXC_V_DMA_CFG_REQSEL_USBRXEP9 << MXC_F_DMA_CFG_REQSEL_POS)
255  #define MXC_V_DMA_CFG_REQSEL_USBRXEP10 ((uint32_t)0x1AUL)
256  #define MXC_S_DMA_CFG_REQSEL_USBRXEP10 (MXC_V_DMA_CFG_REQSEL_USBRXEP10 << MXC_F_DMA_CFG_REQSEL_POS)
257  #define MXC_V_DMA_CFG_REQSEL_USBRXEP11 ((uint32_t)0x1BUL)
258  #define MXC_S_DMA_CFG_REQSEL_USBRXEP11 (MXC_V_DMA_CFG_REQSEL_USBRXEP11 << MXC_F_DMA_CFG_REQSEL_POS)
259  #define MXC_V_DMA_CFG_REQSEL_SPI1TX ((uint32_t)0x21UL)
260  #define MXC_S_DMA_CFG_REQSEL_SPI1TX (MXC_V_DMA_CFG_REQSEL_SPI1TX << MXC_F_DMA_CFG_REQSEL_POS)
261  #define MXC_V_DMA_CFG_REQSEL_SPI2TX ((uint32_t)0x22UL)
262  #define MXC_S_DMA_CFG_REQSEL_SPI2TX (MXC_V_DMA_CFG_REQSEL_SPI2TX << MXC_F_DMA_CFG_REQSEL_POS)
263  #define MXC_V_DMA_CFG_REQSEL_UART0TX ((uint32_t)0x24UL)
264  #define MXC_S_DMA_CFG_REQSEL_UART0TX (MXC_V_DMA_CFG_REQSEL_UART0TX << MXC_F_DMA_CFG_REQSEL_POS)
265  #define MXC_V_DMA_CFG_REQSEL_UART1TX ((uint32_t)0x25UL)
266  #define MXC_S_DMA_CFG_REQSEL_UART1TX (MXC_V_DMA_CFG_REQSEL_UART1TX << MXC_F_DMA_CFG_REQSEL_POS)
267  #define MXC_V_DMA_CFG_REQSEL_I2C0TX ((uint32_t)0x27UL)
268  #define MXC_S_DMA_CFG_REQSEL_I2C0TX (MXC_V_DMA_CFG_REQSEL_I2C0TX << MXC_F_DMA_CFG_REQSEL_POS)
269  #define MXC_V_DMA_CFG_REQSEL_I2C1TX ((uint32_t)0x28UL)
270  #define MXC_S_DMA_CFG_REQSEL_I2C1TX (MXC_V_DMA_CFG_REQSEL_I2C1TX << MXC_F_DMA_CFG_REQSEL_POS)
271  #define MXC_V_DMA_CFG_REQSEL_UART2TX ((uint32_t)0x2EUL)
272  #define MXC_S_DMA_CFG_REQSEL_UART2TX (MXC_V_DMA_CFG_REQSEL_UART2TX << MXC_F_DMA_CFG_REQSEL_POS)
273  #define MXC_V_DMA_CFG_REQSEL_SPI0TX ((uint32_t)0x2FUL)
274  #define MXC_S_DMA_CFG_REQSEL_SPI0TX (MXC_V_DMA_CFG_REQSEL_SPI0TX << MXC_F_DMA_CFG_REQSEL_POS)
275  #define MXC_V_DMA_CFG_REQSEL_USBTXEP1 ((uint32_t)0x31UL)
276  #define MXC_S_DMA_CFG_REQSEL_USBTXEP1 (MXC_V_DMA_CFG_REQSEL_USBTXEP1 << MXC_F_DMA_CFG_REQSEL_POS)
277  #define MXC_V_DMA_CFG_REQSEL_USBTXEP2 ((uint32_t)0x32UL)
278  #define MXC_S_DMA_CFG_REQSEL_USBTXEP2 (MXC_V_DMA_CFG_REQSEL_USBTXEP2 << MXC_F_DMA_CFG_REQSEL_POS)
279  #define MXC_V_DMA_CFG_REQSEL_USBTXEP3 ((uint32_t)0x33UL)
280  #define MXC_S_DMA_CFG_REQSEL_USBTXEP3 (MXC_V_DMA_CFG_REQSEL_USBTXEP3 << MXC_F_DMA_CFG_REQSEL_POS)
281  #define MXC_V_DMA_CFG_REQSEL_USBTXEP4 ((uint32_t)0x34UL)
282  #define MXC_S_DMA_CFG_REQSEL_USBTXEP4 (MXC_V_DMA_CFG_REQSEL_USBTXEP4 << MXC_F_DMA_CFG_REQSEL_POS)
283  #define MXC_V_DMA_CFG_REQSEL_USBTXEP5 ((uint32_t)0x35UL)
284  #define MXC_S_DMA_CFG_REQSEL_USBTXEP5 (MXC_V_DMA_CFG_REQSEL_USBTXEP5 << MXC_F_DMA_CFG_REQSEL_POS)
285  #define MXC_V_DMA_CFG_REQSEL_USBTXEP6 ((uint32_t)0x36UL)
286  #define MXC_S_DMA_CFG_REQSEL_USBTXEP6 (MXC_V_DMA_CFG_REQSEL_USBTXEP6 << MXC_F_DMA_CFG_REQSEL_POS)
287  #define MXC_V_DMA_CFG_REQSEL_USBTXEP7 ((uint32_t)0x37UL)
288  #define MXC_S_DMA_CFG_REQSEL_USBTXEP7 (MXC_V_DMA_CFG_REQSEL_USBTXEP7 << MXC_F_DMA_CFG_REQSEL_POS)
289  #define MXC_V_DMA_CFG_REQSEL_USBTXEP8 ((uint32_t)0x38UL)
290  #define MXC_S_DMA_CFG_REQSEL_USBTXEP8 (MXC_V_DMA_CFG_REQSEL_USBTXEP8 << MXC_F_DMA_CFG_REQSEL_POS)
291  #define MXC_V_DMA_CFG_REQSEL_USBTXEP9 ((uint32_t)0x39UL)
292  #define MXC_S_DMA_CFG_REQSEL_USBTXEP9 (MXC_V_DMA_CFG_REQSEL_USBTXEP9 << MXC_F_DMA_CFG_REQSEL_POS)
293  #define MXC_V_DMA_CFG_REQSEL_USBTXEP10 ((uint32_t)0x3AUL)
294  #define MXC_S_DMA_CFG_REQSEL_USBTXEP10 (MXC_V_DMA_CFG_REQSEL_USBTXEP10 << MXC_F_DMA_CFG_REQSEL_POS)
295  #define MXC_V_DMA_CFG_REQSEL_USBTXEP11 ((uint32_t)0x3BUL)
296  #define MXC_S_DMA_CFG_REQSEL_USBTXEP11 (MXC_V_DMA_CFG_REQSEL_USBTXEP11 << MXC_F_DMA_CFG_REQSEL_POS)
298  #define MXC_F_DMA_CFG_REQWAIT_POS 10
299  #define MXC_F_DMA_CFG_REQWAIT ((uint32_t)(0x1UL << MXC_F_DMA_CFG_REQWAIT_POS))
301  #define MXC_F_DMA_CFG_TOSEL_POS 11
302  #define MXC_F_DMA_CFG_TOSEL ((uint32_t)(0x7UL << MXC_F_DMA_CFG_TOSEL_POS))
303  #define MXC_V_DMA_CFG_TOSEL_TO4 ((uint32_t)0x0UL)
304  #define MXC_S_DMA_CFG_TOSEL_TO4 (MXC_V_DMA_CFG_TOSEL_TO4 << MXC_F_DMA_CFG_TOSEL_POS)
305  #define MXC_V_DMA_CFG_TOSEL_TO8 ((uint32_t)0x1UL)
306  #define MXC_S_DMA_CFG_TOSEL_TO8 (MXC_V_DMA_CFG_TOSEL_TO8 << MXC_F_DMA_CFG_TOSEL_POS)
307  #define MXC_V_DMA_CFG_TOSEL_TO16 ((uint32_t)0x2UL)
308  #define MXC_S_DMA_CFG_TOSEL_TO16 (MXC_V_DMA_CFG_TOSEL_TO16 << MXC_F_DMA_CFG_TOSEL_POS)
309  #define MXC_V_DMA_CFG_TOSEL_TO32 ((uint32_t)0x3UL)
310  #define MXC_S_DMA_CFG_TOSEL_TO32 (MXC_V_DMA_CFG_TOSEL_TO32 << MXC_F_DMA_CFG_TOSEL_POS)
311  #define MXC_V_DMA_CFG_TOSEL_TO64 ((uint32_t)0x4UL)
312  #define MXC_S_DMA_CFG_TOSEL_TO64 (MXC_V_DMA_CFG_TOSEL_TO64 << MXC_F_DMA_CFG_TOSEL_POS)
313  #define MXC_V_DMA_CFG_TOSEL_TO128 ((uint32_t)0x5UL)
314  #define MXC_S_DMA_CFG_TOSEL_TO128 (MXC_V_DMA_CFG_TOSEL_TO128 << MXC_F_DMA_CFG_TOSEL_POS)
315  #define MXC_V_DMA_CFG_TOSEL_TO256 ((uint32_t)0x6UL)
316  #define MXC_S_DMA_CFG_TOSEL_TO256 (MXC_V_DMA_CFG_TOSEL_TO256 << MXC_F_DMA_CFG_TOSEL_POS)
317  #define MXC_V_DMA_CFG_TOSEL_TO512 ((uint32_t)0x7UL)
318  #define MXC_S_DMA_CFG_TOSEL_TO512 (MXC_V_DMA_CFG_TOSEL_TO512 << MXC_F_DMA_CFG_TOSEL_POS)
320  #define MXC_F_DMA_CFG_PSSEL_POS 14
321  #define MXC_F_DMA_CFG_PSSEL ((uint32_t)(0x3UL << MXC_F_DMA_CFG_PSSEL_POS))
322  #define MXC_V_DMA_CFG_PSSEL_DIS ((uint32_t)0x0UL)
323  #define MXC_S_DMA_CFG_PSSEL_DIS (MXC_V_DMA_CFG_PSSEL_DIS << MXC_F_DMA_CFG_PSSEL_POS)
324  #define MXC_V_DMA_CFG_PSSEL_DIV256 ((uint32_t)0x1UL)
325  #define MXC_S_DMA_CFG_PSSEL_DIV256 (MXC_V_DMA_CFG_PSSEL_DIV256 << MXC_F_DMA_CFG_PSSEL_POS)
326  #define MXC_V_DMA_CFG_PSSEL_DIV64K ((uint32_t)0x2UL)
327  #define MXC_S_DMA_CFG_PSSEL_DIV64K (MXC_V_DMA_CFG_PSSEL_DIV64K << MXC_F_DMA_CFG_PSSEL_POS)
328  #define MXC_V_DMA_CFG_PSSEL_DIV16M ((uint32_t)0x3UL)
329  #define MXC_S_DMA_CFG_PSSEL_DIV16M (MXC_V_DMA_CFG_PSSEL_DIV16M << MXC_F_DMA_CFG_PSSEL_POS)
331  #define MXC_F_DMA_CFG_SRCWD_POS 16
332  #define MXC_F_DMA_CFG_SRCWD ((uint32_t)(0x3UL << MXC_F_DMA_CFG_SRCWD_POS))
333  #define MXC_V_DMA_CFG_SRCWD_BYTE ((uint32_t)0x0UL)
334  #define MXC_S_DMA_CFG_SRCWD_BYTE (MXC_V_DMA_CFG_SRCWD_BYTE << MXC_F_DMA_CFG_SRCWD_POS)
335  #define MXC_V_DMA_CFG_SRCWD_HALFWORD ((uint32_t)0x1UL)
336  #define MXC_S_DMA_CFG_SRCWD_HALFWORD (MXC_V_DMA_CFG_SRCWD_HALFWORD << MXC_F_DMA_CFG_SRCWD_POS)
337  #define MXC_V_DMA_CFG_SRCWD_WORD ((uint32_t)0x2UL)
338  #define MXC_S_DMA_CFG_SRCWD_WORD (MXC_V_DMA_CFG_SRCWD_WORD << MXC_F_DMA_CFG_SRCWD_POS)
340  #define MXC_F_DMA_CFG_SRCINC_POS 18
341  #define MXC_F_DMA_CFG_SRCINC ((uint32_t)(0x1UL << MXC_F_DMA_CFG_SRCINC_POS))
343  #define MXC_F_DMA_CFG_DSTWD_POS 20
344  #define MXC_F_DMA_CFG_DSTWD ((uint32_t)(0x3UL << MXC_F_DMA_CFG_DSTWD_POS))
345  #define MXC_V_DMA_CFG_DSTWD_BYTE ((uint32_t)0x0UL)
346  #define MXC_S_DMA_CFG_DSTWD_BYTE (MXC_V_DMA_CFG_DSTWD_BYTE << MXC_F_DMA_CFG_DSTWD_POS)
347  #define MXC_V_DMA_CFG_DSTWD_HALFWORD ((uint32_t)0x1UL)
348  #define MXC_S_DMA_CFG_DSTWD_HALFWORD (MXC_V_DMA_CFG_DSTWD_HALFWORD << MXC_F_DMA_CFG_DSTWD_POS)
349  #define MXC_V_DMA_CFG_DSTWD_WORD ((uint32_t)0x2UL)
350  #define MXC_S_DMA_CFG_DSTWD_WORD (MXC_V_DMA_CFG_DSTWD_WORD << MXC_F_DMA_CFG_DSTWD_POS)
352  #define MXC_F_DMA_CFG_DSTINC_POS 22
353  #define MXC_F_DMA_CFG_DSTINC ((uint32_t)(0x1UL << MXC_F_DMA_CFG_DSTINC_POS))
355  #define MXC_F_DMA_CFG_BRST_POS 24
356  #define MXC_F_DMA_CFG_BRST ((uint32_t)(0x1FUL << MXC_F_DMA_CFG_BRST_POS))
358  #define MXC_F_DMA_CFG_CHDIEN_POS 30
359  #define MXC_F_DMA_CFG_CHDIEN ((uint32_t)(0x1UL << MXC_F_DMA_CFG_CHDIEN_POS))
361  #define MXC_F_DMA_CFG_CTZIEN_POS 31
362  #define MXC_F_DMA_CFG_CTZIEN ((uint32_t)(0x1UL << MXC_F_DMA_CFG_CTZIEN_POS))
372  #define MXC_F_DMA_ST_CH_ST_POS 0
373  #define MXC_F_DMA_ST_CH_ST ((uint32_t)(0x1UL << MXC_F_DMA_ST_CH_ST_POS))
375  #define MXC_F_DMA_ST_IPEND_POS 1
376  #define MXC_F_DMA_ST_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_ST_IPEND_POS))
378  #define MXC_F_DMA_ST_CTZ_ST_POS 2
379  #define MXC_F_DMA_ST_CTZ_ST ((uint32_t)(0x1UL << MXC_F_DMA_ST_CTZ_ST_POS))
381  #define MXC_F_DMA_ST_RLD_ST_POS 3
382  #define MXC_F_DMA_ST_RLD_ST ((uint32_t)(0x1UL << MXC_F_DMA_ST_RLD_ST_POS))
384  #define MXC_F_DMA_ST_BUS_ERR_POS 4
385  #define MXC_F_DMA_ST_BUS_ERR ((uint32_t)(0x1UL << MXC_F_DMA_ST_BUS_ERR_POS))
387  #define MXC_F_DMA_ST_TO_ST_POS 6
388  #define MXC_F_DMA_ST_TO_ST ((uint32_t)(0x1UL << MXC_F_DMA_ST_TO_ST_POS))
402  #define MXC_F_DMA_SRC_ADDR_POS 0
403  #define MXC_F_DMA_SRC_ADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_DMA_SRC_ADDR_POS))
417  #define MXC_F_DMA_DST_ADDR_POS 0
418  #define MXC_F_DMA_DST_ADDR ((uint32_t)(0xFFFFFFFFUL << MXC_F_DMA_DST_ADDR_POS))
431  #define MXC_F_DMA_CNT_CNT_POS 0
432  #define MXC_F_DMA_CNT_CNT ((uint32_t)(0xFFFFFFUL << MXC_F_DMA_CNT_CNT_POS))
443  #define MXC_F_DMA_SRC_RLD_SRC_RLD_POS 0
444  #define MXC_F_DMA_SRC_RLD_SRC_RLD ((uint32_t)(0x7FFFFFFFUL << MXC_F_DMA_SRC_RLD_SRC_RLD_POS))
455  #define MXC_F_DMA_DST_RLD_DST_RLD_POS 0
456  #define MXC_F_DMA_DST_RLD_DST_RLD ((uint32_t)(0x7FFFFFFFUL << MXC_F_DMA_DST_RLD_DST_RLD_POS))
466  #define MXC_F_DMA_CNT_RLD_CNT_RLD_POS 0
467  #define MXC_F_DMA_CNT_RLD_CNT_RLD ((uint32_t)(0xFFFFFFUL << MXC_F_DMA_CNT_RLD_CNT_RLD_POS))
469  #define MXC_F_DMA_CNT_RLD_RLDEN_POS 31
470  #define MXC_F_DMA_CNT_RLD_RLDEN ((uint32_t)(0x1UL << MXC_F_DMA_CNT_RLD_RLDEN_POS))
474 #ifdef __cplusplus
475 }
476 #endif
477 
478 #endif /* _DMA_REGS_H_ */
__IO uint32_t cnt_rld
0x11C: DMA CNT_RLD Register
Definition: dma_regs.h:96
__IO uint32_t dst
0x10C: DMA DST Register
Definition: dma_regs.h:92
Structure type to access the DMA Registers.
Definition: dma_regs.h:88
__IO uint32_t cn
0x000: DMA CN Register
Definition: dma_regs.h:100
__IO uint32_t dst_rld
0x118: DMA DST_RLD Register
Definition: dma_regs.h:95
__IO uint32_t src_rld
0x114: DMA SRC_RLD Register
Definition: dma_regs.h:94
__I uint32_t intr
0x004: DMA INTR Register
Definition: dma_regs.h:101
__IO uint32_t cfg
0x100: DMA CFG Register
Definition: dma_regs.h:89
__IO uint32_t cnt
0x110: DMA CNT Register
Definition: dma_regs.h:93
__IO uint32_t src
0x108: DMA SRC Register
Definition: dma_regs.h:91
Definition: dma_regs.h:99
__IO uint32_t st
0x104: DMA ST Register
Definition: dma_regs.h:90