Skip to content
Snippets Groups Projects
Forked from card10 / firmware
385 commits behind, 3 commits ahead of the upstream repository.
user avatar
schneider authored
The MSC interrupts can come in back to back, effectively blocking
the FreeRTOS timer task which resets the watchdog. This simple fix
simply resets the watchdog when performing an MSC read or write.
fe36f377
History