Skip to content
Snippets Groups Projects
Select Git revision
  • f3e46d0c52de989e1d408f25f0b29b19a18d8927
  • wip-bootstrap default
  • dualcore
  • ch3/leds
  • ch3/time
  • master
6 results

esp8266

user avatar
Paul Sokolovsky authored
Scenario: module1 depends on some common file from lib/, so specifies it
in its SRC_MOD, and the same situation with module2, then common file
from lib/ eventually ends up listed twice in $(OBJ), which leads to link
errors.

Make is equipped to deal with such situation easily, quoting the manual:
"The value of $^ omits duplicate prerequisites, while $+ retains them and
preserves their order." So, just use $^ consistently in all link targets.
0dbd928c
History
Name Last commit Last update
..