Skip to content
Snippets Groups Projects
Commit c9f1b340 authored by oharboe's avatar oharboe
Browse files

minor corrections for target scripts. 

git-svn-id: svn://svn.berlios.de/openocd/trunk@468 b42882b7-edfa-0310-969c-e2dbd0fdcd60
parent 189ef12a
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
src/target/Makefile.am
+ 2
− 1
View file @ c9f1b340
......@@ -23,7 +23,8 @@ nobase_dist_pkglib_DATA = xscale/debug_handler.bin event/at91eb40a_reset.script
event/at91r40008_reset.script event/sam7s256_reset.script event/sam7x256_reset.script \
target/at91r40008.cfg target/lpc2148.cfg target/lpc2294.cfg target/sam7s256.cfg \
target/sam7x256.cfg target/str710.cfg target/str912.cfg target/nslu2.cfg target/pxa255_sst.cfg \
target/pxa255.cfg target/zy1000.cfg event/zy1000_reset.script event/at91sam9260_reset.script target/at91sam9260.cfg
target/pxa255.cfg target/zy1000.cfg event/zy1000_reset.script event/at91sam9260_reset.script target/at91sam9260.cfg \
target/wi-9c.cfg event/wi-9c_reset.script event/pxa255_reset.script
src/target/event/pxa255_reset.script 0 → 100644
+ 74
− 0
View file @ c9f1b340
#configuration file for PXA250 Evaluation Board
# -----------------------------------------------------
#
xscale cp15 15 0x00002001 #Enable CP0 and CP13 access
#
# setup GPIO
#
mww 0x40E00018 0x00008000 #CPSR0
sleep 20
mww 0x40E0001C 0x00000002 #GPSR1
sleep 20
mww 0x40E00020 0x00000008 #GPSR2
sleep 20
mww 0x40E0000C 0x00008000 #GPDR0
sleep 20
mww 0x40E00054 0x80000000 #GAFR0_L
sleep 20
mww 0x40E00058 0x00188010 #GAFR0_H
sleep 20
mww 0x40E0005C 0x60908018 #GAFR1_L
sleep 20
mww 0x40E0000C 0x0280E000 #GPDR0
sleep 20
mww 0x40E00010 0x821C88B2 #GPDR1
sleep 20
mww 0x40E00014 0x000F03DB #GPDR2
sleep 20
mww 0x40E00000 0x000F03DB #GPLR0
sleep 20
mww 0x40F00004 0x00000020 #PSSR
sleep 20
#
# setup memory controller
#
mww 0x48000008 0x01111998 #MSC0
sleep 20
mww 0x48000010 0x00047ff0 #MSC2
sleep 20
mww 0x48000014 0x00000000 #MECR
sleep 20
mww 0x48000028 0x00010504 #MCMEM0
sleep 20
mww 0x4800002C 0x00010504 #MCMEM1
sleep 20
mww 0x48000030 0x00010504 #MCATT0
sleep 20
mww 0x48000034 0x00010504 #MCATT1
sleep 20
mww 0x48000038 0x00004715 #MCIO0
sleep 20
mww 0x4800003C 0x00004715 #MCIO1
sleep 20
#
mww 0x48000004 0x03CA4018 #MDREF
sleep 20
mww 0x48000004 0x004B4018 #MDREF
sleep 20
mww 0x48000004 0x000B4018 #MDREF
sleep 20
mww 0x48000004 0x000BC018 #MDREF
sleep 20
mww 0x48000000 0x00001AC8 #MDCNFG
sleep 20
sleep 20
mww 0x48000000 0x00001AC9 #MDCNFG
sleep 20
mww 0x48000040 0x00000000 #MDMRS
sleep 20
src/target/target/pxa255.cfg
+ 1
− 76
View file @ c9f1b340
......@@ -5,82 +5,7 @@ target xscale little reset_init 0 pxa255
reset_config trst_and_srst
run_and_halt_time 0 30
target_script 0 reset /ram/pxa255.init
target_script 0 reset event/pxa255_reset.script
#xscale debug_handler 0 0xFFFF0800 # debug handler base address
trunc /ram/pxa255.init
append /ram/pxa255.init #configuration file for PXA250 Evaluation Board
append /ram/pxa255.init # -----------------------------------------------------
append /ram/pxa255.init #
append /ram/pxa255.init xscale cp15 15 0x00002001 #Enable CP0 and CP13 access
append /ram/pxa255.init #
append /ram/pxa255.init # setup GPIO
append /ram/pxa255.init #
append /ram/pxa255.init mww 0x40E00018 0x00008000 #CPSR0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E0001C 0x00000002 #GPSR1
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00020 0x00000008 #GPSR2
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E0000C 0x00008000 #GPDR0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00054 0x80000000 #GAFR0_L
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00058 0x00188010 #GAFR0_H
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E0005C 0x60908018 #GAFR1_L
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E0000C 0x0280E000 #GPDR0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00010 0x821C88B2 #GPDR1
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00014 0x000F03DB #GPDR2
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x40E00000 0x000F03DB #GPLR0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init
append /ram/pxa255.init
append /ram/pxa255.init mww 0x40F00004 0x00000020 #PSSR
append /ram/pxa255.init sleep 20
append /ram/pxa255.init
append /ram/pxa255.init #
append /ram/pxa255.init # setup memory controller
append /ram/pxa255.init #
append /ram/pxa255.init mww 0x48000008 0x01111998 #MSC0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000010 0x00047ff0 #MSC2
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000014 0x00000000 #MECR
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000028 0x00010504 #MCMEM0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x4800002C 0x00010504 #MCMEM1
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000030 0x00010504 #MCATT0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000034 0x00010504 #MCATT1
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000038 0x00004715 #MCIO0
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x4800003C 0x00004715 #MCIO1
append /ram/pxa255.init sleep 20
append /ram/pxa255.init #
append /ram/pxa255.init mww 0x48000004 0x03CA4018 #MDREF
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000004 0x004B4018 #MDREF
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000004 0x000B4018 #MDREF
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000004 0x000BC018 #MDREF
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000000 0x00001AC8 #MDCNFG
append /ram/pxa255.init sleep 20
append /ram/pxa255.init
append /ram/pxa255.init sleep 20
append /ram/pxa255.init
append /ram/pxa255.init mww 0x48000000 0x00001AC9 #MDCNFG
append /ram/pxa255.init sleep 20
append /ram/pxa255.init mww 0x48000040 0x00000000 #MDMRS
append /ram/pxa255.init sleep 20
append /ram/pxa255.init
src/target/target/pxa255_sst.cfg
+ 1
− 1
View file @ c9f1b340
......@@ -7,7 +7,7 @@
# RAM at 0x40000000
# Flash at 0x00000000
#
script /target/pxa255.cfg
script target/pxa255.cfg
# flash bank <driver> <base> <size> <chip_width> <bus_width> <targetNum> [options]
flash bank cfi 0x00000000 0x80000 2 2 0 jedec_probe
working_area 0 0x4000000 0x4000 nobackup 0
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment