Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
O
openocd
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
External wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
card10
openocd
Repository graph
Repository graph
You can move around the graph by using the arrow keys.
2afb46ab3424d433cb376cffb4b2fe61f3cf8d80
Select Git revision
Branches
2
dw-cmsisdap-path
max32xxx
default
protected
2 results
Begin with the selected commit
Created with Raphaël 2.2.0
28
Sep
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
4
3
2
1
31
Aug
30
28
27
26
25
24
21
20
19
18
16
13
7
6
31
Jul
27
26
24
23
22
21
20
19
17
16
15
14
13
12
11
10
8
7
6
4
3
2
1
30
Jun
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
13
12
11
10
9
8
Shrink symbols exported from arm9tdmi.c and remove a forward ref.
Add list of JTAG adapter drivers with TAP_RESET statemove bug.
Update FT2232 driver so that it reliably enters TAP_RESET.
Don't provide invalid OMAP5912 IR capture value/mask attributes
On DM355 EVM board, associate NAND chips with $_TARGETNAME
Diagnostics tweaks for jtag_examine_chain() failure paths.
Updates to the initial scanchain validation code:
Streamline Capture-IR handling and integrity test.
Update DM355 target config to know about ICEpick.
Michael Hasselberg <mh@open-engineering.de> target configuration files for Toshiba TX09 familiy
Try/catch scheme. Typed up the functionality and regression tested.
When attaching GDB to OpenOCD, the target state is no longer affected.
Start handling the (second) SRST stage of reset better:
When setting up an ETM, cache its ETM_CONFIG register. Then
Start cleaning up ETM register handling. On one ARM926 ETM+ETB
Initial ETM cleanups. Most of these are cosmetic:
Nico Coesel <ncoesel@dealogic.nl> fix warnings. . I'm wondering why these
- fix build issue under win32 (cygwin/msys) from svn r2746
- add missing svn props from previous commit
Make it easier to erase or protect through to the end
Update presentation of TAP events and tap enable/disable.
Remove annoying end-of-line whitespace from doc/* files.
Remove annoying end-of-line whitespace from tcl/* files
Remove annoying end-of-line whitespace from most src/*
Ethan Eade <ethan@evolution.com> board config script for Cogent CSB732 i.MX35 (arm1136)
Ensure that DaVinci chips can't start with a too-fast JTAG clock.
Update the jtag-examine_chain() logic to verify that there's no
Enhancement: stm32 flash protection error message
Update the User's Guide to cover the scan chain verification step
Debug message updates:
Minor regression bugfix for the jtag_tap_handle_event() case
Added CPUDBG_WCR_BASE define
Avoid cache invalidation when writing to hardware debug registers
Reduced sleep time after reset
Style cleanup for the updated ft2232_add_pathmove().
Minor behavior fixes for the two JTAG reset events (C/internal,
Minor tweaks to description of JTAG adapter/dongle issues.
Move Cortex A8 debug access initialisation from omap3530.cfg to cortex_a8.c
remove unused externs
Tweak TCL reset script ... mostly improving descriptions of
Loading