Skip to content
Snippets Groups Projects
Select Git revision
  • 618f5544532fd03fe547add8f3cddc46192ea8c1
  • master default protected
  • fix-warnings
  • tvbgone-fixes
  • genofire/ble-follow-py
  • schneider/ble-stability-new-phy-adv
  • schneider/ble-stability
  • msgctl/gfx_rle
  • schneider/ble-stability-new-phy
  • add_menu_vibration
  • plaetzchen/ios-workaround
  • blinkisync-as-preload
  • schneider/max30001-pycardium
  • schneider/max30001-epicaridum
  • schneider/max30001
  • schneider/stream-locks
  • schneider/fundamental-test
  • schneider/ble-buffers
  • schneider/maxim-sdk-update
  • ch3/splashscreen
  • koalo/bhi160-works-but-dirty
  • v1.11
  • v1.10
  • v1.9
  • v1.8
  • v1.7
  • v1.6
  • v1.5
  • v1.4
  • v1.3
  • v1.2
  • v1.1
  • v1.0
  • release-1
  • bootloader-v1
  • v0.0
36 results

leds.c

Blame
    • Forked from card10 / firmware
    Source project has a limited visibility.
    group__RPU__SYSRAM5.html 26.49 KiB 
    <!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32665 SDK Documentation: RPU_SYSRAM5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SYSRAM5.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
    <a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SYSRAM5<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SYSRAM5 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab6be376bca089b12c7d358cf23015a48"><td class="memItemLeft" align="right" valign="top"><a id="gab6be376bca089b12c7d358cf23015a48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gab6be376bca089b12c7d358cf23015a48">MXC_F_RPU_SYSRAM5_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab6be376bca089b12c7d358cf23015a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:gab6be376bca089b12c7d358cf23015a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a44d1a8847a28037f2f2bbb6257534"><td class="memItemLeft" align="right" valign="top"><a id="ga70a44d1a8847a28037f2f2bbb6257534"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga70a44d1a8847a28037f2f2bbb6257534">MXC_F_RPU_SYSRAM5_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga70a44d1a8847a28037f2f2bbb6257534"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga70a44d1a8847a28037f2f2bbb6257534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de5531a5eb9ec977dccfef92455bd1c"><td class="memItemLeft" align="right" valign="top"><a id="ga6de5531a5eb9ec977dccfef92455bd1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga6de5531a5eb9ec977dccfef92455bd1c">MXC_F_RPU_SYSRAM5_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6de5531a5eb9ec977dccfef92455bd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:ga6de5531a5eb9ec977dccfef92455bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc0f2e108602ed862160ea85f6df049"><td class="memItemLeft" align="right" valign="top"><a id="gacfc0f2e108602ed862160ea85f6df049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gacfc0f2e108602ed862160ea85f6df049">MXC_F_RPU_SYSRAM5_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:gacfc0f2e108602ed862160ea85f6df049"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:gacfc0f2e108602ed862160ea85f6df049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3647519b015b9e23f1a6c1ee75ef0e65"><td class="memItemLeft" align="right" valign="top"><a id="ga3647519b015b9e23f1a6c1ee75ef0e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga3647519b015b9e23f1a6c1ee75ef0e65">MXC_F_RPU_SYSRAM5_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3647519b015b9e23f1a6c1ee75ef0e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:ga3647519b015b9e23f1a6c1ee75ef0e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a12798a5065bea40922f2d7b0bfef6"><td class="memItemLeft" align="right" valign="top"><a id="gac4a12798a5065bea40922f2d7b0bfef6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gac4a12798a5065bea40922f2d7b0bfef6">MXC_F_RPU_SYSRAM5_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:gac4a12798a5065bea40922f2d7b0bfef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:gac4a12798a5065bea40922f2d7b0bfef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a163126ee9e78384325bb11801c4ce"><td class="memItemLeft" align="right" valign="top"><a id="ga28a163126ee9e78384325bb11801c4ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga28a163126ee9e78384325bb11801c4ce">MXC_F_RPU_SYSRAM5_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga28a163126ee9e78384325bb11801c4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga28a163126ee9e78384325bb11801c4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715360d30404ab450e2e747034072e13"><td class="memItemLeft" align="right" valign="top"><a id="ga715360d30404ab450e2e747034072e13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga715360d30404ab450e2e747034072e13">MXC_F_RPU_SYSRAM5_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga715360d30404ab450e2e747034072e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga715360d30404ab450e2e747034072e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e04fb5eaf4b29c391000e22bf4689ac"><td class="memItemLeft" align="right" valign="top"><a id="ga3e04fb5eaf4b29c391000e22bf4689ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga3e04fb5eaf4b29c391000e22bf4689ac">MXC_F_RPU_SYSRAM5_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3e04fb5eaf4b29c391000e22bf4689ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_USBACNR Position. <br /></td></tr>
<tr class="separator:ga3e04fb5eaf4b29c391000e22bf4689ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7d3775e6e1a68b2bed67d7c72a9c3"><td class="memItemLeft" align="right" valign="top"><a id="ga80e7d3775e6e1a68b2bed67d7c72a9c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga80e7d3775e6e1a68b2bed67d7c72a9c3">MXC_F_RPU_SYSRAM5_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_USBACNR_POS))</td></tr>
<tr class="memdesc:ga80e7d3775e6e1a68b2bed67d7c72a9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga80e7d3775e6e1a68b2bed67d7c72a9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b4ee20f9b57f39b114dfd78915bf7e"><td class="memItemLeft" align="right" valign="top"><a id="ga34b4ee20f9b57f39b114dfd78915bf7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga34b4ee20f9b57f39b114dfd78915bf7e">MXC_F_RPU_SYSRAM5_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga34b4ee20f9b57f39b114dfd78915bf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_USBACNW Position. <br /></td></tr>
<tr class="separator:ga34b4ee20f9b57f39b114dfd78915bf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cf9303cab3674150082cf9ce54a7c4"><td class="memItemLeft" align="right" valign="top"><a id="ga11cf9303cab3674150082cf9ce54a7c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga11cf9303cab3674150082cf9ce54a7c4">MXC_F_RPU_SYSRAM5_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_USBACNW_POS))</td></tr>
<tr class="memdesc:ga11cf9303cab3674150082cf9ce54a7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_USBACNW Mask. <br /></td></tr>
<tr class="separator:ga11cf9303cab3674150082cf9ce54a7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04225bd97e811c80e3d644f37e94899"><td class="memItemLeft" align="right" valign="top"><a id="gab04225bd97e811c80e3d644f37e94899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gab04225bd97e811c80e3d644f37e94899">MXC_F_RPU_SYSRAM5_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gab04225bd97e811c80e3d644f37e94899"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:gab04225bd97e811c80e3d644f37e94899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c578a178264ab658ae1dfc1117a14ab"><td class="memItemLeft" align="right" valign="top"><a id="ga4c578a178264ab658ae1dfc1117a14ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga4c578a178264ab658ae1dfc1117a14ab">MXC_F_RPU_SYSRAM5_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:ga4c578a178264ab658ae1dfc1117a14ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:ga4c578a178264ab658ae1dfc1117a14ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca68ff267b5df6af961e755e61047ee0"><td class="memItemLeft" align="right" valign="top"><a id="gaca68ff267b5df6af961e755e61047ee0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gaca68ff267b5df6af961e755e61047ee0">MXC_F_RPU_SYSRAM5_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaca68ff267b5df6af961e755e61047ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS0ACNW Position. <br /></td></tr>
    <tr class="separator:gaca68ff267b5df6af961e755e61047ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e32f6edd93e700318967acacc7a2a3b"><td class="memItemLeft" align="right" valign="top"><a id="ga7e32f6edd93e700318967acacc7a2a3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga7e32f6edd93e700318967acacc7a2a3b">MXC_F_RPU_SYSRAM5_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga7e32f6edd93e700318967acacc7a2a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga7e32f6edd93e700318967acacc7a2a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ecf3c44bf12f307eccd1164141cd2e"><td class="memItemLeft" align="right" valign="top"><a id="gaa0ecf3c44bf12f307eccd1164141cd2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gaa0ecf3c44bf12f307eccd1164141cd2e">MXC_F_RPU_SYSRAM5_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaa0ecf3c44bf12f307eccd1164141cd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:gaa0ecf3c44bf12f307eccd1164141cd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb08a982cec1ff8b1447c0b83999fb4"><td class="memItemLeft" align="right" valign="top"><a id="gafbb08a982cec1ff8b1447c0b83999fb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gafbb08a982cec1ff8b1447c0b83999fb4">MXC_F_RPU_SYSRAM5_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:gafbb08a982cec1ff8b1447c0b83999fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:gafbb08a982cec1ff8b1447c0b83999fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6a4c854a5329d54f36425a7e836440"><td class="memItemLeft" align="right" valign="top"><a id="ga5d6a4c854a5329d54f36425a7e836440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga5d6a4c854a5329d54f36425a7e836440">MXC_F_RPU_SYSRAM5_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga5d6a4c854a5329d54f36425a7e836440"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:ga5d6a4c854a5329d54f36425a7e836440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66992b0f41011c377de7d8c1bb79825f"><td class="memItemLeft" align="right" valign="top"><a id="ga66992b0f41011c377de7d8c1bb79825f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga66992b0f41011c377de7d8c1bb79825f">MXC_F_RPU_SYSRAM5_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:ga66992b0f41011c377de7d8c1bb79825f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:ga66992b0f41011c377de7d8c1bb79825f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6d3479df5c894a9195c7dee119d818"><td class="memItemLeft" align="right" valign="top"><a id="ga0f6d3479df5c894a9195c7dee119d818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga0f6d3479df5c894a9195c7dee119d818">MXC_F_RPU_SYSRAM5_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga0f6d3479df5c894a9195c7dee119d818"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMADACNR Position. <br /></td></tr>
<tr class="separator:ga0f6d3479df5c894a9195c7dee119d818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25137e94f6e374d03632d791bf0ea806"><td class="memItemLeft" align="right" valign="top"><a id="ga25137e94f6e374d03632d791bf0ea806"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga25137e94f6e374d03632d791bf0ea806">MXC_F_RPU_SYSRAM5_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga25137e94f6e374d03632d791bf0ea806"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga25137e94f6e374d03632d791bf0ea806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b412d8bd32723dda6f40cea7118fe19"><td class="memItemLeft" align="right" valign="top"><a id="ga2b412d8bd32723dda6f40cea7118fe19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga2b412d8bd32723dda6f40cea7118fe19">MXC_F_RPU_SYSRAM5_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga2b412d8bd32723dda6f40cea7118fe19"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMADACNW Position. <br /></td></tr>
<tr class="separator:ga2b412d8bd32723dda6f40cea7118fe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c706e81eb14bedaee2094e4771591d8"><td class="memItemLeft" align="right" valign="top"><a id="ga5c706e81eb14bedaee2094e4771591d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga5c706e81eb14bedaee2094e4771591d8">MXC_F_RPU_SYSRAM5_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMADACNW_POS))</td></tr>
<tr class="memdesc:ga5c706e81eb14bedaee2094e4771591d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:ga5c706e81eb14bedaee2094e4771591d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a2f95faff5bce1cd80f348ba048fe2"><td class="memItemLeft" align="right" valign="top"><a id="ga39a2f95faff5bce1cd80f348ba048fe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga39a2f95faff5bce1cd80f348ba048fe2">MXC_F_RPU_SYSRAM5_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga39a2f95faff5bce1cd80f348ba048fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:ga39a2f95faff5bce1cd80f348ba048fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae299959d3e5843b350af472f6d8ad43d"><td class="memItemLeft" align="right" valign="top"><a id="gae299959d3e5843b350af472f6d8ad43d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gae299959d3e5843b350af472f6d8ad43d">MXC_F_RPU_SYSRAM5_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:gae299959d3e5843b350af472f6d8ad43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:gae299959d3e5843b350af472f6d8ad43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd555606e95c6c406948b7fdbc5882c"><td class="memItemLeft" align="right" valign="top"><a id="ga5bd555606e95c6c406948b7fdbc5882c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga5bd555606e95c6c406948b7fdbc5882c">MXC_F_RPU_SYSRAM5_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga5bd555606e95c6c406948b7fdbc5882c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:ga5bd555606e95c6c406948b7fdbc5882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c30813013f0926b583f7b1bf45c15b3"><td class="memItemLeft" align="right" valign="top"><a id="ga0c30813013f0926b583f7b1bf45c15b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga0c30813013f0926b583f7b1bf45c15b3">MXC_F_RPU_SYSRAM5_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:ga0c30813013f0926b583f7b1bf45c15b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:ga0c30813013f0926b583f7b1bf45c15b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a85fa07526cf275187fbf2f02a9b90"><td class="memItemLeft" align="right" valign="top"><a id="gae1a85fa07526cf275187fbf2f02a9b90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gae1a85fa07526cf275187fbf2f02a9b90">MXC_F_RPU_SYSRAM5_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gae1a85fa07526cf275187fbf2f02a9b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:gae1a85fa07526cf275187fbf2f02a9b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506b5598208b5c636daa6e45942cf45e"><td class="memItemLeft" align="right" valign="top"><a id="ga506b5598208b5c636daa6e45942cf45e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga506b5598208b5c636daa6e45942cf45e">MXC_F_RPU_SYSRAM5_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga506b5598208b5c636daa6e45942cf45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga506b5598208b5c636daa6e45942cf45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9e22a170d6cc90d1bb9474e6e30eb2"><td class="memItemLeft" align="right" valign="top"><a id="gadd9e22a170d6cc90d1bb9474e6e30eb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gadd9e22a170d6cc90d1bb9474e6e30eb2">MXC_F_RPU_SYSRAM5_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gadd9e22a170d6cc90d1bb9474e6e30eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:gadd9e22a170d6cc90d1bb9474e6e30eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb7f541ff406f68f2b29a18908ac839"><td class="memItemLeft" align="right" valign="top"><a id="ga4bb7f541ff406f68f2b29a18908ac839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga4bb7f541ff406f68f2b29a18908ac839">MXC_F_RPU_SYSRAM5_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:ga4bb7f541ff406f68f2b29a18908ac839"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:ga4bb7f541ff406f68f2b29a18908ac839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75cab82fdb6371b9451b8c2acd322c0"><td class="memItemLeft" align="right" valign="top"><a id="gac75cab82fdb6371b9451b8c2acd322c0"></a>
    #define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gac75cab82fdb6371b9451b8c2acd322c0">MXC_F_RPU_SYSRAM5_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gac75cab82fdb6371b9451b8c2acd322c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDIOACNR Position. <br /></td></tr>
<tr class="separator:gac75cab82fdb6371b9451b8c2acd322c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e364df61edc6e0f379210fef654ee7"><td class="memItemLeft" align="right" valign="top"><a id="gac9e364df61edc6e0f379210fef654ee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#gac9e364df61edc6e0f379210fef654ee7">MXC_F_RPU_SYSRAM5_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDIOACNR_POS))</td></tr>
<tr class="memdesc:gac9e364df61edc6e0f379210fef654ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:gac9e364df61edc6e0f379210fef654ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32436212e12a5c55e6785c230d3684ed"><td class="memItemLeft" align="right" valign="top"><a id="ga32436212e12a5c55e6785c230d3684ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga32436212e12a5c55e6785c230d3684ed">MXC_F_RPU_SYSRAM5_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga32436212e12a5c55e6785c230d3684ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga32436212e12a5c55e6785c230d3684ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794bd6a83099d39aee394a5cfeaa279d"><td class="memItemLeft" align="right" valign="top"><a id="ga794bd6a83099d39aee394a5cfeaa279d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SYSRAM5.html#ga794bd6a83099d39aee394a5cfeaa279d">MXC_F_RPU_SYSRAM5_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDIOACNW_POS))</td></tr>
<tr class="memdesc:ga794bd6a83099d39aee394a5cfeaa279d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSRAM5_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:ga794bd6a83099d39aee394a5cfeaa279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>