Skip to content
Snippets Groups Projects
Commit 5d5d2aac authored by q3k's avatar q3k
Browse files

l0dables/lib: enable TMR5_IRQn in SystemInit

parent 9bd6cced
Branches
Tags
No related merge requests found
Pipeline #1518 passed
Stage: build
Hide whitespace changes
Inline Side-by-side
Showing
with 3 additions and 0 deletions
l0dables/lib/hardware.c
+ 3
− 0
View file @ 5d5d2aac
...@@ -74,6 +74,9 @@ __weak void SystemInit() { ...@@ -74,6 +74,9 @@ __weak void SystemInit() {
MXC_ICC1->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_CACHE_EN; MXC_ICC1->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_CACHE_EN;
SystemCoreClockUpdate(); SystemCoreClockUpdate();
// Enable API interrupt.
NVIC_EnableIRQ(TMR5_IRQn);
} }
// newlib syscall to allow printf to work. // newlib syscall to allow printf to work.
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment