Skip to content
Snippets Groups Projects
Commit 95c3a175 authored by oharboe's avatar oharboe
Browse files

Rick Altherr <kc8apf@kc8apf.net> - In cortex_m3_resume if debug_execution is...

Rick Altherr <kc8apf@kc8apf.net> -  In cortex_m3_resume if debug_execution is non-zero, the PRIMASK and xSPR are modified.  The problem is that while the register value is changed, it isn't marked valid or dirty.

git-svn-id: svn://svn.berlios.de/openocd/trunk@1119 b42882b7-edfa-0310-969c-e2dbd0fdcd60
parent 75fdc23e
Branches
No related tags found
No related merge requests found
......@@ -567,9 +567,14 @@ int cortex_m3_resume(struct target_s *target, int current, u32 address, int hand
* This is probably the same inssue as Cortex-M3 Errata 377493:
* C_MASKINTS in parallel with disabled interrupts can cause local faults to not be taken. */
buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_PRIMASK].value, 0, 32, 1);
armv7m->core_cache->reg_list[ARMV7M_PRIMASK].dirty = 1;
armv7m->core_cache->reg_list[ARMV7M_PRIMASK].valid = 1;
/* Make sure we are in Thumb mode */
buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32,
buf_get_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32) | (1<<24));
armv7m->core_cache->reg_list[ARMV7M_xPSR].dirty = 1;
armv7m->core_cache->reg_list[ARMV7M_xPSR].valid = 1;
}
/* current = 1: continue on current pc, otherwise continue at <address> */
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment