-
- Downloads
Xtensa: fix a bug that altered CPU registers in FPU exception handlers
* Fixes https://github.com/espressif/esp-idf/issues/11690 q3k ported this to IDF5 (different file path)
parent
cbce221e
Branches
Tags v5.1-flow3r
Pipeline #5905 failed
Stage: pre_check
Stage: build
Stage: assign_test
Stage: build_doc
Stage: target_test
Stage: host_test
Stage: test_deploy
Stage: deploy
Stage: post_deploy
Please register or sign in to comment