Skip to content
Snippets Groups Projects
Commit a0d97f5f authored by Omar Chebib's avatar Omar Chebib Committed by dx
Browse files

Xtensa: fix a bug that altered CPU registers in FPU exception handlers 

* Fixes https://github.com/espressif/esp-idf/issues/11690

q3k ported this to IDF5 (different file path)
parent cbce221e
No related branches found
No related tags found
No related merge requests found
Pipeline #5905 failed
Stage: pre_check
Stage: build
Stage: assign_test
Stage: build_doc
Stage: target_test
Stage: host_test
Stage: test_deploy
Stage: deploy
Stage: post_deploy