Skip to content
Snippets Groups Projects
Select Git revision
  • blink_multi_rocket
  • master default protected
  • blink_rocket
  • msgctl/gfx_rle
  • msgctl/faultscreen
  • msgctl/textbuffer_api
  • schneider/bonding
  • schneider/bootloader-update-9a0d158
  • schneider/bsec
  • rahix/bma
  • rahix/bhi
  • schleicher-test
  • schneider/schleicher-test
  • freertos-btle
  • ch3/api-speed-eval2
  • schneider/mp-for-old-bl
  • ch3/leds-api
  • ch3/genapi-refactor
  • ch3/dual-core
  • dualcore
  • v0.0
21 results

interrupt-receiver.c

Forked from card10 / firmware
Source project has a limited visibility.
  • rahix's avatar
    3b9393fe
    feat(epicardium): Implement basic core 1 lifecycle · 3b9393fe
    rahix authored
    
    This commit introduces a way to control core 1.  This is archieved by a
    predefined API-Interrupt:  The reset interrupt.  When triggered, it will
    bring the core back into its default state and wait for a new vector
    address from Epicardium.  Once this vector address is transferred, it
    will start the new payload.
    
    This method only works as long as core 1 is responsive to the API
    interrupts.  Cases where this might not be the case:
    
      - During times where core 1 has interrupts disabled
      - When in a higher priority exception handler
      - When core 1 has corrupted its IVT
    
    Signed-off-by: default avatarRahix <rahix@rahix.de>
    Verified
    3b9393fe
    History
    feat(epicardium): Implement basic core 1 lifecycle
    rahix authored
    
    This commit introduces a way to control core 1.  This is archieved by a
    predefined API-Interrupt:  The reset interrupt.  When triggered, it will
    bring the core back into its default state and wait for a new vector
    address from Epicardium.  Once this vector address is transferred, it
    will start the new payload.
    
    This method only works as long as core 1 is responsive to the API
    interrupts.  Cases where this might not be the case:
    
      - During times where core 1 has interrupts disabled
      - When in a higher priority exception handler
      - When core 1 has corrupted its IVT
    
    Signed-off-by: default avatarRahix <rahix@rahix.de>